Fred: an architecture for a self-timed decoupled computer
نویسندگان
چکیده
Decoupled computer architectures provide an e ective means of exploiting instruction level parallelism Self timed micropipeline systems are inherently decoupled due to the elastic nature of the basic FIFO structure and may be ideally suited for constructing decoupled computer architectures Fred is a self timed decoupled pipelined computer architecture based on micropipelines We present the architecture of Fred with speci c details on a micropipelined implementation that includes support for multiple functional units and out of order instruction completion due to the self timed decoupling Asynchronous Systems Research Group University of Utah Department of Computer Science Fred An Architecture for a Self Timed Decoupled Computer WILLIAM F RICHARDSON willrich cs utah edu ERIK L BRUNVAND brunvand cs utah edu Computer Science Department Merrill Engineering Building
منابع مشابه
Precise exception handling for a self-timed processor
Self-timed systems structured as multiple concurrent processes and communicating through self-timed queues are a convenient way to implement decoupled computer architectures. Machines of this type can exploit instruction level parallelism in a natural way, and can be easily modified and extended. However, providing a precise exception model for a self-timed micropipelined processor can be diffi...
متن کاملArchitectural Considerations for a Self-Timed Decoupled Processor
Self-timed processor designs offer several advantages over traditional synchronous designs. Further, when an asynchronous philosophy is incorporated at every stage of the design, the microarchitecture is more closely linked to the basic structures of the self-timed circuits themselves, and the resulting processor is quite simple and elegant. The Fred architecture presented here is an example of...
متن کاملSelf-Timed Architecture of a Reduced Instruction Set Computer
An advanced Self-Timed Reduced Instruction Set Computer (ST-RISC) architecture is described. It is designed hierarchically, and is formally specified functionally at the various levels by a CSP-like language. The architectural features include decoupled data and branch processors, delayed branches with variable delay, unified data path and control, efficient non-redundant handshaking protocols,...
متن کاملWindchime: An FPGA-Based Self-Timed Parallel Processor
Self-timed circuits and scalable parallel computers seem to be a natural match, but one that has not been exploited by traditional system designers. One reason for the lack of experimentation with self-timed systems such as these is the lack of commercially available parts to support this style of design. Field programmable gate arrays (FPGAs) offer an excellent alternative for rapid developmen...
متن کاملA System-level Design Approach to the Evaluation of Self-assembled Computer Architectures
Advances in materials science, chemistry, and self-assembly are anticipated to enable the fabrication of massively parallel computer systems. An important aspect of this development is the design and evaluation of system-level interactions and performance based on the fundamental properties of emerging nanoscale devices on real computer applications. This paper will present the design, evaluati...
متن کامل